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ABSTRACT 
 
 This thesis proposes a graph-based maze routing and buffer insertion algorithm 
for nanometer Very Large Scale Integration (VLSI) layout designs. The algorithm is 
called Hybrid Routing Tree and Buffer insertion with Look-Ahead (HRTB-LA).  In 
recent VLSI designs, interconnect delay becomes a dominant factor compared to gate 
delay. The well-known technique to minimize the interconnect delay is by inserting 
buffers along the interconnect wires. In conventional buffer insertion algorithms, the 
buffers are inserted on the fixed routing paths. However, in a modern design, there are 
macro blocks that prohibit any buffer insertion in their respective area. Most of the 
conventional buffer insertion algorithms do not consider these obstacles. In the 
presence of buffer obstacles, post routing algorithm may produce poor solution. On 
the other hand, simultaneous routing and buffer insertion algorithm offers a better 
solution, but it was proven to be NP-complete. Besides timing performance, power 
dissipation of the inserted buffers is another metric that needs to be optimized. 
Research has shown that power dissipation overhead due to buffer insertions is 
significantly high. In other words, interconnect delay and power dissipation move in 
opposite directions. Although many methodologies to optimize timing performance 
with power constraint have been proposed, no algorithm is based on grid graph 
technique. Hence, the main contribution of this thesis is an efficient algorithm using a 
hybrid approach for multi-constraint optimization in multi-terminal nets. The 
algorithm uses dynamic programming to compute the interconnect delay and power 
dissipation of the inserted buffers incrementally, while an effective runtime is achieved 
with the aid of novel look-ahead and graph pruning schemes. Experimental results 
prove that HRTB-LA is able to handle multi-constraint optimizations and produces up 
to 47% better solution compared to a post routing buffer insertion algorithm in 
comparable runtime. 
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ABSTRAK 
 
 Tesis ini mencadangkan algoritma penghalaan pagar sesat berasaskan graf dan 
sisipan penimbal untuk reka bentuk bentangan Pengamiran Skala Sangat Besar 
(VLSI). Algoritma ini dipanggil Penghalaan Pokok dan Penyisipan Penimbal Hibrid 
dengan Lihat ke Depan (HRTB-LA). Dalam reka bentuk VLSI terkini, lengah saling 
hubung menjadi lebih dominan berbanding lengah get. Teknik terkenal untuk 
meminimumkan lengah saling hubung adalah dengan memasukkan penimbal di 
sepanjang wayar saling hubung. Dalam algoritma sisipan penimbal konvensional, 
sisipan penimbal dilakukan di atas laluan saling hubung tetap. Namun begitu, dalam 
reka bentuk moden, terdapat blok-blok makro yang menghalang sebarang sisipan 
penimbal di kawasan mereka masing-masing. Kebanyakan algoritma sisipan penimbal 
konvensional tidak mengambil kira halangan tersebut. Dengan kehadiran halangan 
penimbal, algoritma sisipan penimbal pasca penghalaan ini berkemungkinan 
menghasilkan penyelesaian yang kurang baik. Sebaliknya, algoritma penghalaan dan 
sisipan penimbal serentak berupaya untuk menghasilkan penyelesaian yang lebih baik, 
tetapi ia telah terbukti sebagai NP-lengkap. Selain dari prestasi pemasaan, pelepasan 
kuasa oleh penimbal adalah satu lagi metrik yang perlu dioptimumkan. Kajian telah 
menunjukkan bahawa pelepasan kuasa overhed dalam sisipan penimbal optimum 
adalah cukup tinggi. Dengan kata lain, lengah saling hubung dan pelepasan kuasa 
bergerak dalam arah yang bertentangan. Walaupun terdapat banyak metodologi untuk 
mengoptimumkan prestasi pemasaan dengan penghadan kuasa telah dicadangkan, 
namun tiada algoritma yang berasaskan teknik graf grid. Oleh itu, sumbangan utama 
tesis ini adalah sebuah algoritma yang menggunakan pendekatan hibrid untuk 
pengoptimuman multi-penghadan dalam jaring multi-terminal. Algoritma ini 
menggunakan pemprograman dinamik untuk menghitung lengah saling hubung dan 
pelepasan kuasa penimbal secara tambahan, waktu jalan efektif pula dicapai dengan 
bantuan skema lihat ke depan dan pemangkasan graf. Keputusan eksperimen 
membuktikan HRTB-LA berupaya untuk mengendalikan pengoptimuman multi-
penghadan dan menghasilkan penyelesaian sehingga 47% lebih baik berbanding 
dengan algoritma sisipan penimbal pasca penghalaan dalam waktu jalan yang setara.  
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CHAPTER 1 
INTRODUCTION 
1.1 Overview 
The demand for high speed and low power consumption for today’s applications has 
forced dramatic changes in the design and manufacturing methodologies for very large 
scale integration (VLSI) circuits (Celik et al. 2002; Ekekwe 2010; ITRS 2012; 2013). 
To meet the demand, the number of devices (i.e. transistors) on a single chip must be 
increased and this requires decrease of the device size and also will need a larger layout 
area to support huge amounts of devices. 
 As the size of devices decreases and the device operates at a higher speed, the 
interconnect delay becomes much more significant compared to the device delay. Most 
of the delay in integrated circuits is due to the time it takes to charge and discharge the 
capacitance of the wires and the gates of the transistors. The resistance R = rl of a wire 
increases linearly with its length l and so does its capacitance C = cl. Where c and r 
are unit capacitance and unit resistance respectively. Hence, the RC delay of the wire 
is D = ½RC = ½rcl2 (van Ginneken 1990). Clearly, the delay increases quadratically 
with the length of the wire (Saxena et al. 2004; ITRS 2012).  
One of the effective techniques to reduce the interconnect delay is by inserting 
a buffer to restore the signal strength along the interconnect tree. As design dimensions 
continue to shrink, more and more buffers are needed to improve the performance. 
However, buffer itself consumes power and it has been shown that power dissipation 
overhead due to optimal buffer insertion is significantly high (Ekekwe 2010). 
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 According to (Saxena et al. 2004), the critical inter buffer length (the minimum 
wire segment length where the buffer is required) decreased at the rate of 68% when 
the VLSI technology migrates from 90 nm to 45 nm. This inter buffer length scaling 
significantly outpaces the VLSI technology scaling which is roughly 0.5 times for 
every two generations. The total block cell count made up of buffers will reach 35% 
in the 45-nm technology node and 70% in 32-nm technology.  
 The dramatic buffer scaling undoubtedly generates large and profound impact 
on VLSI circuit design. With millions of buffers required per chip, almost nobody can 
afford to neglect the importance of optimal buffer insertion as compared to a decade 
ago when only a few thousands of buffers are needed for a chip (Cong 1997). Because 
of this importance, buffer insertion algorithms and methodologies need to be deeply 
studied on various aspects. First, a buffer insertion algorithm should deliver solutions 
of high quality because interconnect and circuit performance largely depend on the 
way that buffers are placed. Second, a buffer insertion algorithm needs to be 
sufficiently fast so that millions of nets can be optimized in reasonable time. Third, 
accurate delay models are necessary to ensure that buffer insertion solutions are 
reliable. Fourth, buffer insertion techniques are expected to simultaneously handle 
multiple objectives, such as timing, power and signal integrity (Alpert et al. 2009).  
 
1.2 Problem statement 
Interconnect is a wiring system that distributes clock and other signals to the various 
functional blocks of a CMOS integrated circuit. When the VLSI technology is scaled 
down, gate delay and interconnect delay change in opposite directions. Smaller devices 
lead to less gate switching delay. In contrast, thinner wire leads to increased wire 
resistance and greater signal propagation delay along wires. As a result, interconnect 
delay has become a dominating factor for VLSI circuit performance (ITRS 2012; 
2013).  
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 Among the available techniques, buffer insertion has been proven to be one of 
the best techniques to reduce the interconnect delay for a long wire. The main 
challenge in interconnect buffer insertion is how to determine optimal number of 
buffers and their placement in the given interconnect tree. The most influential and 
systematic technique was proposed by (van Ginneken 1990). Given the possible buffer 
locations, this algorithm can find the optimum buffering solution for the fixed signal 
routing tree that will maximize timing slack at the source according to Elmore delay 
model (Elmore 1948). As the number of buffers inserted in the circuits increases 
dramatically, an algorithm that is fast and efficient is essential for the design 
automation tools. van Ginneken’s algorithm utilized dynamic programming which 
tries to find an optimal solution to a problem by first finding optimal solutions to sub 
problems and then merging them to find an optimal solution to the larger problem.  
 Recently, many techniques to speedup van Ginneken’s algorithm and its 
extensions were proposed such as in (Lillis et al. 1996), (Shi and Li 2003), (Shi and Li 
2005), (Li and Shi 2006) and (Li et al. 2012). However, van Ginneken’s algorithm and 
its extensions can only operate on fixed routing tree. They will give optimal solution 
when the best routing tree is given but produce a poor solution when a poor routing 
tree is provided especially when there are obstacles in the designs. In today’s VLSI 
design, some regions may be occupied by predesigned libraries such as IP blocks and 
memory arrays. Some of these regions do not allow buffer or wire to pass through and 
some regions only allow wire to go through but are restricted for any buffer insertion. 
Therefore, buffer insertion has to be performed with consideration of this buffer and 
wire obstacles (Alpert et al. 2009; Khalil-Hani and Shaikh-Husin 2009). The best way 
to handle the obstacles is to perform the routing and buffer insertion simultaneously 
using a grid graph technique. However, research has shown that simultaneous routing 
and buffer insertion is NP-complete (Hu et al. 2009). The available known techniques 
today are either explore dynamic programming to compute optimal solution in the 
worst-case exponential time or design efficient heuristic without performance 
guarantee.  
 The dynamic programming algorithm such as RMP (recursive merging and 
pruning) algorithm can find an optimal buffering solution for multi-terminal nets 
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(Cong and Yuan 2000),  but it is not efficient when the number of sinks and the number 
of possible buffer locations are big as the search space is very large. Indeed, (Hu et al. 
2003) show that the searching in RMP is NP-complete, and they also proposed a 
heuristic algorithm to solve multi-pin nets buffer insertion problem by constructing a 
performance driven Steiner tree and create an alternative Steiner node if the original 
Steiner node is inside the obstacle. The algorithm is called RIATA for Repeater 
Insertion with Adaptive Tree Adjustment. RIATA is very fast because it operates on a 
fixed tree. However, the quality of the solution may not be good enough if many paths 
of the adjusted tree still overlap with the buffer obstacles as illustrated in Figure 1.1.  
 Figure 1.1 shows example of possible solutions for a net with a tree structure 
(multi-terminal) where the grey areas represent buffer obstacles. It has three sinks s1, 
s2 and s3 with S0 as the source. In this illustration, appropriate parameters for wires and 
buffers are applied (will discuss in detail in Chapter 2). Figure 1.1(a) shows the 
solution from van Ginneken’s algorithm where the slack at source is -899.74 ps (the 
slack is the required arrival time at sink minus the accumulated delay). This means that 
the timing is not met because most of the routing paths are inside the buffer obstacles 
where buffer insertion is not allowed. One can rerout the tree such that all the paths 
avoid the buffer obstacles as shown in Figure 1.1(b). The slack is improved to -44.39 
ps but still violates the timing requirement due to increased wire length. The tree 
adjustment technique according to RIATA produces a solution as shown in Figure 
1.1(c). Now the timing requirement is met, with slack at source of 11.64 ps. RIATA is 
efficient in terms of runtime but its solution quality still depends on its newly generated 
tree. If most of the paths are inside the buffer obstacles, the room for timing 
improvement is still limited. 
  Instead of fully constructing the routing path simultaneously with buffer 
insertion like in RMP algorithm, one can utilize the simultaneous approach on the 
adjusted tree. Figure 1.1(d) illustrates the routing path generated by this approach. The 
slack obtained at source is improved to 217.65 ps. Clearly, this hybrid technique 
produces the best result compared to the techniques that perform buffer insertion on  
the fixed routing path like van Ginneken’s algorithm (and its extensions) and RIATA. 
The runtime of this hybrid technique can be improved by adopting the technique called 
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look-ahead proposed by (Shaikh-Husin 2008; Khalil-Hani and Shaikh-Husin 2009) to 
solve the simultaneous routing and buffer insertion for two terminals (single-sink) net 
problems. 
  
(a) (b) 
  
(c) (d) 
Figure 1.1 (a) Buffer insertion on fixed routing tree that ignores buffer obstacles (b) 
buffer insertion on fixed routing tree that avoids obstacles (c) buffer insertion on the 
fixed routing tree with tree adjustment (RIATA) and (d) simultaneous routing tree and 
buffer insertion on the adjusted tree 
 Another issue that the previous dynamic programming algorithms did not take 
into consideration is power consumed by the buffers inserted along the interconnect 
tree. It has been found that power dissipation overhead due to optimal buffer insertion 
is significantly high and can be as high as 20% of total chip power dissipation 
(Nalamalpu and Burleson 2001). Hence, in addition to timing performance, power 
dissipation constraint should also be integrated into buffer insertion algorithm 
(Nalamalpu and Burleson 2001; Ekekwe 2010). Many methodologies to optimize 
propagation delay with power constraint have been proposed, (Nalamalpu and 
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Burleson 2001; Banerjee and Mehrotra 2002; Wason and Banerjee 2005; Li et al. 2005; 
Narasimhan and Sridhar 2010) but none of them can be integrated into buffer insertion 
algorithm that is based on dynamic programming on grid graph. The grid graph 
technique is used because the simultaneous routing and buffer insertion utilizes the 
maze search algorithm that is best implemented using the graph search algorithm 
(Cormen et al. 2009). Furthermore, the uniform grid graph allows the buffers to be 
inserted anywhere (except in buffer obstacle areas), hence, improve the solution 
quality. Meanwhile, the advantage of dynamic programming is that it allows the use 
of multiple buffer types.  
 From the discussion above, the problem is now summarized as follows; 
buffering in a multi-terminal net is known to be NP-complete and the existing available 
algorithms that give an optimum solution is too slow while heuristic algorithms are 
fast but produce poor solutions. Even though buffer insertion is one of the most studied 
problems in VLSI physical design, finding an efficient algorithm with provably good 
performance still remains an active research area. Also, as design dimensions 
continuously shrink, more and more buffers are needed to improve the performance 
(i.e. speed and signal integrity) of the designs but the buffer itself consumes power. 
Therefore, we need a new algorithm that is capable to handle these constraints 
efficiently.  
 
1.3 Research objectives  
The objectives of this research are as follows: 
(1) To propose an efficient graph-based maze routing and buffer insertion 
algorithm for nanometer VLSI layout designs. The algorithm is designed for 
multi-terminal nets and multi-constraint optimization. The constraints are as 
follows; routing obstacles, timing performance and power dissipation. 
(2) To propose a power computation scheme for the proposed algorithm that can 
be computed iteratively based on dynamic programming framework. 
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1.4 Problem formulation 
The simultaneous routing and buffer insertion problem in VLSI layout design is 
essentially a buffered routing path search problem. In this work, it is formulated as a 
shortest-path problem in a weighted graph specified as follows. Given a routing grid 
graph G = (V, E) corresponding to VLSI layout where v  V and e  E is a set of 
internal vertices and a set of internal edges respectively, with a source vertex S0  V, 
n sink vertices s1, s2, …, sn  V, n – 1 Steiner vertices m1, m2, …, mn-1  V, required 
arrival time RAT(s1), RAT(s2), …, RAT(sn), a power constraint Pc, a buffer library B, 
and a wire parameter W. The goal is to find a routing tree simultaneously with buffer 
insertion such that the slack at source and power dissipation of buffers satisfy the given 
constraints. A vertex vi  V may belong to the set of buffer obstacle vertices, denoted 
VOB or a set of wire obstacle vertices, denoted as VOW. A buffer library B contains 
different types of buffer. For each edge e = u  v, signal travels from u to v, where u 
is the upstream vertex and v is the downstream vertex and u, v  VOW. A uniform grid 
graph illustrating some of the parameters for the problem formulation is shown in 
Figure 1.2. 
 The proposed algorithm is called HRTB-LA which stands for Hybrid Routing 
Tree and Buffer insertion with Look-Ahead. Instead of a fixed routing tree as in van 
Ginneken’s algorithm and RIATA, we use maze routing to find the solution. However, 
HRTB-LA will not explore the entire 2D graph as in RMP because we use an initial 
tree as a reference for determining the Steiner nodes as in RIATA. We also incorporate 
the technique of graph pruning and look-ahead to speed up the runtime of the 
algorithm. 
8 
 
 
Figure 1.2 A tree on uniform grid graph G = (V, E) 
 
1.5 Scope of works 
The scopes of this research are as follows: 
(a) Elmore delay metric is used to calculate the interconnect delay due to its high 
fidelity and speed (Alpert et al. 2007; Li et al. 2012; ITRS 2012; 2013). 
(b) Uniform grid graph is used to represent VLSI layout and maze routing (Zhou et 
al. 2000; Khalil-Hani and Shaikh-Husin 2009) is used for path search. 
(c) There are many algorithms for tree construction in VLSI routing (i.e. Steiner 
minimal tree) and the Steiner tree construction itself is a hard problem. 
Therefore, we assume that the pre-processing tree is available.  
(d) The performance of the proposed algorithm is benchmarked with available 
similar algorithms. 
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1.6 Research contributions 
We propose a new algorithm for simultaneous tree construction and buffer insertion 
with multi-constraint optimization. The contributions of this research can be listed as 
follows: 
(a) The concept of look-ahead scheme (Khalil-Hani and Shaikh-Husin 2009) which 
is proven to be efficient for two-terminal (single-sink) nets is adopted into this 
work such that it can handle multi-terminal nets. 
(b) The algorithm is designed such that it can also optimize multiple constraints such 
as obstacles, timing and power dissipation of the buffered interconnect tree. 
(c) The iterative computation of power dissipation in dynamic programming 
framework is proposed. 
(d) In algorithm design, the time complexity of the algorithm is used to measure the 
efficiency of the algorithm. Therefore, the time complexity of HRTB-LA is 
analysed and presented. 
 
 
1.7 Thesis outline 
This thesis consists of seven chapters. Chapter 1 presents research background, 
problem formulation and objectives of the research. The literature review is presented 
in Chapter 2 which discusses the evolution of interconnect optimization techniques 
ranging from two-terminal to multi-terminal nets. Next, the post routing optimization 
(focusing on buffer insertion) is discussed. In this section, we reviewed the buffer 
insertion algorithms on fixed tree followed by the simultaneous routing and buffer 
insertion algorithms. Lastly, the buffer insertion algorithms with multi-constraint 
optimization and other delay models are discussed.  
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 Chapter 3 presents research background and the theories associated with this 
research. First, the concept of algorithm and its complexity analysis is presented 
followed by Dijkstra’s shortest path algorithm. Next, the Elmore delay and power 
dissipation in buffered interconnect are discussed. The details of buffering algorithms 
are also discussed in this chapter. Lastly, the delay and power formulation for the 
proposed algorithm is presented followed by the fundamental concept of multi-
constraint routing and the look-ahead scheme. 
 Chapter 4 presents the design description of the proposed algorithm, HRTB-LA. 
The main stages of HRTB-LA are discussed in detail. The path expansion process, 
which is the core of the algorithm, is presented with the aid of numerical examples. 
We present two types of path expansion which are (1) the normal path expansion 
without look-ahead scheme and (2) path expansion with look-ahead scheme. The 
numerical examples demonstrate the advantages of the novel look-ahead scheme in 
HRTB-LA. 
 Chapter 5 gives detail descriptions of the software design of HRTB-LA. It 
focuses on the data structures that are used by the algorithm which are; array data 
structure, linked list data structure and priority queue implemented using a heap data 
structure. The pseudo-code of HRTB-LA’s main functions are also presented in this 
chapter. 
 Chapter 6 presents the verification and performance test of the proposed 
algorithm. HRTB-LA is benchmarked with other similar algorithms and the results are 
presented. And finally, Chapter 7 concludes the research and recommendations for 
future works are given. 
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